Role Overview Velaura is building custom silicon for Physical and Embodied AI, and we are building it from a blank sheet. The automation our design and verification engineers use to get from RTL to a clean handoff shapes…
About Vantage Vantage powers, cools, protects and connects the technology of the world’s well-known hyperscalers, cloud providers and large enterprises. Developing and operating across North America, EMEA and Asia Pacifi…
Skills: Asset management, CMMS, EAM, Data analytics, Maintenance engineering
NVIDIA is leading the way in groundbreaking developments in Artificial Intelligence, High-Performance Computing, and Visualization. The GPU, our invention, serves as the visual cortex of modern computers and is at the he…
Who We Are Applied Materials is the global leader in materials science and engineering solutions that are at the foundation of virtually every new semiconductor chip and advanced display in the world. The equipment that …
Skills: Process engineering, Hardware characterization, Root cause analysis, Data analysis, Technical reporting
NVIDIA's Enterprise Security organization is looking for a Senior Security Engineer passionate about platform and device security! This role includes leading device attestation and our enterprise secure browser program's…
New College Grad - Process Engineer - Doctorate (Fall 2026 Start)
Santa Clara, California, United States · On-site
$124k–$171k/yr
Entry level$2.2B raised
Who We Are Applied Materials is the global leader in materials science and engineering solutions that are at the foundation of virtually every new semiconductor chip and advanced display in the world. The equipment that …
Skills: Process engineering, Semiconductor manufacturing, Hardware characterization, Root cause analysis, Data analysis
Would you like to be a part of one of the most exciting companies in technology? NVIDIA, the world leader in Visual and Accelerated Computing, is seeking a Sales Account Manager with a proven track record in selling comp…
About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology …
Skills: ATE test solutions, Advantest 93K, Teradyne, Test program development, Silicon process
DDN is seeking a Staff Engineer to join our Infinia Core team. This is a hands-on technical role combining deep distributed-systems engineering with direct engagement with customers running Infinia in production. You'll …
About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology …
Skills: ATE testing, Advantest 93K, Teradyne UltraFLEX, Test program development, C++
About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology …
Skills: Advantest 93K, Teradyne, ATE testing, Test methodology, Silicon process
About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology …
Skills: ATE testing, Advantest 93K, Teradyne UltraFLEX, Test program development, C++
Senior Technical Program Manager – Silicon Co-Design
Santa Clara, California, United States · Hybrid
$200k–$322k/yr
Senior+$29B raised
NVIDIA's Silicon Co-Design Group (SCG) sits at the intersection of architecture, silicon, systems, and manufacturing — where engineering judgment at the highest level drives real-world product outcomes at scale. We are h…
Skills: SoC Program Management, Silicon Bring-up, Validation, Productization, Technical Leadership
About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology …
Skills: Advantest 93K, Teradyne UltraFLEX, ATE testing, Test methodology, Silicon process
Who We Are Applied Materials is the global leader in materials science and engineering solutions that are at the foundation of virtually every new semiconductor chip and advanced display in the world. The equipment that …
Skills: Semiconductor processing, Advanced packaging, Chemical analysis, Plating process, Statistical process control
About the Role We are seeking a Director of ASIC Verification who leads from the front: you'll own verification strategy, sign-off, and the team — and you'll also be one of the strongest hands-on verification engineers h…
NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping i…
Job Details: Job Description: About Intel & Silicon Chassis Intel is seeking an Entry Level Design Verification Engineer for the Silicon Chassis team. In this role, you will contribute to the verification of next-generat…
Skills: Design verification, Logic design, Digital circuits, RTL, C++
The Silicon Co-Design Group (SCG) sits at the crossroads of architecture, design, marketing, operations, and productization. Our work spans early architecture through final product delivery across Datacenter, Gaming, Rob…
Skills: System validation, Silicon debug, GPU architecture, SoC architecture, Signal integrity
NVIDIA’s Silicon Co-Design Group sits at the crossroads of architecture, silicon, systems, and manufacturing where first-principles thinking and engineering judgement at the highest level translate directly into product …
Sign up with Clera and we'll reach out the moment a role actually fits you — no more spraying applications into the void.
$200k–$300k/yr
Full-time
Medical coverage, Dental coverage, Vision coverage, Paid time off, Flexible work arrangements, Professional development opportunities
Posted 1d ago
~40 hrs/week
Responsibilities
You will own the front-end automation flows from RTL entry to handoff, including design, verification, and emulation workflows. Additionally, you will develop AI-assisted tooling to improve engineering productivity and ensure flow stability throughout the design cycle.
Requirements
Candidates must have 8 or more years of experience in design, verification, or CAD engineering with strong proficiency in SystemVerilog and Python. A track record of building and maintaining engineering flows and familiarity with EDA tools and distributed compute environments is required.
Full job description
Role Overview
Velaura is building custom silicon for Physical and Embodied AI, and we are building it from a blank sheet. The automation our design and verification engineers use to get from RTL to a clean handoff shapes how fast that silicon comes together. You will own the front end automation that carries our silicon from RTL entry to a clean handoff into DFT and implementation. The scope covers RTL design flows, verification flows from simulation through prototyping, and the AI assisted tooling built over them. Success is measured two ways. Front end engineers get more done, and the tools they rely on stay up through every phase of the design cycle.
\n
Responsibilities
Own the RTL design flows including build, lint, CDC and formal checks.
Own register generation and the generator driven flows behind interfaces and integration.
Own the DV flows including testbench build, regression execution and coverage collection.
Own emulation and FPGA prototyping build and bring up.
Build and deploy AI assisted tooling across design and verification workflows, working with CAD and Engineering Infrastructure on compute and model access.
Keep these flows available through the design cycle, managing tool versions and turning around bug, upgrade and maintenance requests quickly.
Measure and improve design and verification productivity, and move proven workflows into standard practice.
Partner with DFT and physical design on handoff readiness, owning the DFT side flows that sit in the front end.
Required Qualifications
8 or more years in design verification, design or CAD engineering, including ownership of a flow area.
Strong SystemVerilog and RTL fluency with the ability to read and debug design and testbench code.
Hands on experience building and running simulation and regression flows including testbench compile, coverage collection and results triage.
Excellent Python skills and a track record of building tools that other engineers maintain.
Working knowledge of front end design and verification EDA tools from Synopsys, Cadence or Siemens EDA.
Working knowledge of Linux administration, distributed compute such as LSF or Slurm, and the storage and scaling constraints behind large regression workloads.
Familiarity with databases and dashboarding tools such as Grafana for tracking flow health and regression metrics.
Track record of supporting a live engineering flow with responsive issue turnaround, and the communication skills to work closely with design and verification engineers.
Preferred Qualifications
Experience with UVM, cocotb or Python based verification environments.
Hands on experience applying LLMs or agentic systems to engineering workflows.
Experience taking an SoC from RTL bring up through tapeout.
Experience with emulation and FPGA prototyping platforms such as Palladium, Protium, Veloce or HAPS.
Experience with retrieval augmented generation, fine tuning or evaluation frameworks for code models.
Experience at an early stage semiconductor company.
\n
$200,000 - $300,000 a year
Compensation & Benefits
At Velaura, we believe exceptional talent deserves exceptional rewards. Compensation for this role includes a base salary and very competitive equity compensation, allowing team members to share in the company’s long-term success.
The base pay listed represents a good faith estimate that the Company reasonably expects to pay for this position at the time of hire. Actual compensation will depend on multiple factors, including the candidate's skills, qualifications, relevant experience, and geographic location.
In addition to base salary and equity compensation, Velaura offers a comprehensive benefits package that may include medical, dental, and vision coverage; paid time off; flexible work arrangements; professional development opportunities; and other benefits designed to support the well-being and growth of our team.
Velaura is committed to pay equity and transparency and regularly benchmarks compensation to ensure we remain competitive in the market.
\n
Why Velaura?
Velaura is building next-generation compute technology for cloud, edge, and Physical AI. Our solutions will enable robots, autonomous systems, drones, and other intelligent machines to operate efficiently in the physical world. This is an opportunity to help build foundational technology at a time when the industry is undergoing fundamental change. You will work alongside experienced leaders, architects, engineers, and operators who have delivered industry-defining products across mobile, cloud, semiconductor, and AI platforms. If you enjoy solving difficult problems, working across disciplines, and helping shape the future of Physical AI, we would love to hear from you.
Equal Employment Opportunity and Accommodations
Velaura is an Equal Opportunity Employer that is committed to inclusion and diversity. Qualified applicants will receive consideration for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, disability or protected veteran status. We also take affirmative action to offer employment opportunities to minorities, women, individuals with disabilities, and protected veterans.
Velaura is committed to working with qualified individuals with physical or mental disabilities. Applicants who would like to contact us regarding the accessibility of our website or who need special assistance or a reasonable accommodation for any part of the application or hiring process may contact us at: [email protected]. This contact information is for accommodation requests only. Evaluation of requests for reasonable accommodation will be determined on a case-by-case basis.
Innovating AI Solutions Driven By Ultra-Low-Power Technology
Industry
Technology, Information and Internet
Company size
51-200 employees
Headquarters
Santa Clara, California
LinkedIn followers
10,529
Total funding
$424M
Velaura AI, Inc. (formerly Auradine) is a leader in ultra-low power compute solutions for data center, edge and physical AI applications. Founded by a team of seasoned entrepreneurs and technologists, the company combines deep technical expertise, proven IP and execution, and breakthrough silicon innovation. The company is headquartered in Silicon Valley, California.
Offices: 3200 Coronado Dr, Santa Clara, California 95054, US
AI InfrastructureArtificial Intelligence (AI)BlockchainCloud InfrastructureComputerCryptocurrencyData Center AutomationHardwareInformation TechnologyInfrastructure
How much do Technology jobs in Santa Clara, CA pay?
Based on 2734 listings with disclosed salaries, most technology jobs in Santa Clara, CA pay between $116k–$288k per year. Individual offers vary with seniority, company size, and specialization.
How many Technology jobs are open in Santa Clara, CA right now?
There are currently 2,954 open technology positions in Santa Clara, CA listed on Clera. New openings are added daily as companies post roles.
Which companies are hiring for Technology roles in Santa Clara, CA?
Companies currently hiring include Applied Materials, NVIDIA, ServiceNow, AMD, Qualcomm, among others. Browse the listings above to see every active employer.
Are there remote or hybrid Technology jobs in Santa Clara, CA?
Yes — 587 of the 2954 open technology positions offer remote or hybrid work (130 remote, 457 hybrid).
How do I apply for Technology jobs in Santa Clara, CA?
Each listing links directly to the employer's application page. Apply early — fresh listings get the most recruiter attention in the first two weeks.