About the Job The compiler plays a central role in FuriosaAI’s mission to build high-performance, energy-efficient AI systems. As modern deep learning models continue to evolve in structure and execution behavior, the co…
About the Job FuriosaAI의 Finance팀은 회사의 재무 건전성을 유지하고, 빠른 성장을 안정적으로 뒷받침하고 지원하는 역할을 합니다. 국내외 법인의 회계, 정산, 자금 운영부터 ERP 시스템 고도화까지 비즈니스 전반의 재무 업무를 담당합니다. 빠르게 성장하는 환경 속에서 재무 운영 전반의 실무를 경험하며, 회계·정산 프로세스에 대한 이해를 쌓아갈 Finance Operat…
Skills: Accounting, Taxation, Financial Operations, ERP Systems, Data Archiving
About the Job Software Engineer (Inference Engine) is responsible for developing and optimizing a high-performance inference engine for Large Language Models (LLMs) and multimodal LLMs running on FuriosaAI NPUs. In this …
Skills: Rust, C++, Inference Engine, Large Language Models, Deep Learning
About the Job Designs and implements the low-level runtime stack that drives FuriosaAI's NPU hardware to its theoretical limits — from device driver interfaces and DMA-based I/O to kernel execution scheduling, multi-node…
Responsibilities Define SI/PI requirements based on IP and system-level specifications. Perform SI/PI simulations at electromagnetic (EM), circuit, and system levels. Develop SI/PI methodologies for advanced packaging te…
Skills: Signal Integrity, Power Integrity, Electromagnetic Simulation, Chiplet, 3D-IC
Responsibilities Lead AI system PCB design. Capture schematic and consulting PCB layout. Consulting PCB SI/PI. Minimum Qualifications Bachelor’s degree in Electrical or Electronics Engineering. 5-10 years of relevant exp…
About the job Lead the integration of diverse AI models including VLA, Vision, and Multimodal architectures by utilizing our kernel programming language to ensure both accuracy and performance while keeping the stack rea…
About the job Develop a comprehensive AI reference application and maintain internal AI services to accelerate real-world deployment of RNGDs. Responsibilities Develop high-impact AI applications and technical resources …
About the Role Senior Solution Architect는 비즈니스 팀, 고객, 파트너 및 개발자 커뮤니티를 잇는 기술 전문가입니다. FuriosaAI의 솔루션을 기반으로 고객이 직면한 기술적 과제를 분석하고 이를 해결하기 위한 최적의 아키텍처를 설계합니다. 고객의 AI 애플리케이션이 FuriosaAI NPU에서 안정적으로 구동되도록 지원하며, Furiosa SDK를 활용해 …
Role overview Join our Power, Performance, and Thermal (PPT) Engineering team to optimize the next generation of AI accelerators. In this role, you will drive hardware and system-level innovations that maximize performan…
Skills: C, C++, AArch64 Assembly, Linux Kernel Development, Device Driver Development
About the Role Model Compression Part는 NPU 기반 inference의 roofline 자체를 개선하는 방법을 연구합니다. 6개월~2년 뒤에 제품에 적용될 수 있는 도전적인 과제를 스스로 정의하고 탐색하며, POC와 prototyping까지 검증한 뒤 제품화 단계는 SW 조직과 협업하여 완성합니다. AI datacenter는 지금 큰 전환점에 있습니다. 수십~수…
About the Role Model Compression Part는 NPU 기반 inference의 roofline 자체를 개선하는 방법을 연구합니다. 6개월~2년 뒤에 제품에 적용될 수 있는 도전적인 과제를 스스로 정의하고 탐색하며, POC와 prototyping까지 검증한 뒤 제품화 단계는 SW 조직과 협업하여 완성합니다. AI datacenter는 지금 큰 전환점에 있습니다. 수십~수…
About the Role As FuriosaAI's first in-house legal leader, you will build the legal foundation of one of the world's leading AI infrastructure companies. We're looking for someone who combines deep advisory experience at…
About FuriosaAI FuriosaAI builds high-performance, high-efficiency AI compute for the Inference Era. Founded in 2017 by veteran semiconductor and AI algorithm engineers, Furiosa operates globally with offices in Korea an…
About the Job FuriosaAI의 Silicon Validation 팀은 테이프아웃(Tape-out) 전후의 NPU 칩이 시스템 레벨에서 완벽하게 동작하도록 검증하는 핵심 부서입니다. 설계(RTL/DV)와 소프트웨어(FW/OS) 사이의 징검다리로서, 체계적인 검증 방법론을 바탕으로 1st Silicon Bring-up부터 NPU의 성능 최적화 및 시스템 안정성 확보까지 칩 상용화의…
Skills: Silicon Validation, NPU Bring-up, Embedded C/C++, Rust, ARM Architecture
About the Job FuriosaAI의 Silicon Validation 팀은 테이프아웃(Tape-out) 전후의 NPU 칩이 시스템 레벨에서 완벽하게 동작하도록 검증하는 핵심 부서입니다. 설계(RTL/DV)와 소프트웨어(FW/OS) 사이의 징검다리로서, 체계적인 검증 방법론을 바탕으로 1st Silicon Bring-up부터 NPU의 성능 최적화 및 시스템 안정성 확보까지 칩 상용화의…
About the Role We're looking for a Senior Emulation Engineer to join our hardware verification team. In this role, you'll own the emulation environment for our next-generation NPU — from platform bring-up to full-system …
About the Job We are seeking a Silicon Ecosystem Partnerships Director to lead and expand our strategic partnerships across the semiconductor and AI infrastructure ecosystem. This role will be responsible for building de…
About the Job We are seeking a Silicon Ecosystem Partnerships Director to lead and expand our strategic partnerships across the semiconductor and AI infrastructure ecosystem. This role will be responsible for building de…
Sign up with Clera and we'll reach out the moment a role actually fits you — no more spraying applications into the void.
Full-time
bachelor degree, postgraduate degree
Posted 1d ago
~40 hrs/week
Responsibilities
You will design and implement compiler abstractions, optimization passes, and execution planning algorithms to improve performance on FuriosaAI hardware. Additionally, you will contribute to hardware/software co-design by evaluating architectures and building program analysis tools for verification.
Requirements
Candidates must have a bachelor's degree in Computer Science or a related field and foundational knowledge of compiler design. Preferred qualifications include advanced degrees and experience with compiler infrastructures like LLVM or MLIR, as well as mathematical optimization techniques.
Full job description
About the Job
The compiler plays a central role in FuriosaAI’s mission to build high-performance, energy-efficient AI systems. As modern deep learning models continue to evolve in structure and execution behavior, the compiler’s abstractions and optimization strategies must advance in parallel. Our goal is to build a production compiler that delivers high performance across a broad range of workloads.
The middle-end tackles key optimization problems that determine how tensor programs execute on FuriosaAI hardware. These involve a large, tightly coupled space of decisions, including tiling, fusion, data layout, hardware mapping, and scheduling. We formulate these problems at the right level of abstraction for the TCP architecture and optimize them jointly.
In this role, you will identify and take ownership of compiler problems in real models and production workloads. You will turn those insights into general compiler solutions. You will design IR abstractions, optimization passes, program analyses, or planning algorithms, then integrate and validate them in the compiler.
Responsibilities
IR, Semantics, and Lowering. Design and evolve intermediate representations, semantics, and lowering transformations that connect tensor programs to efficient hardware execution.
Global Optimization and Execution Planning. Develop performance models, search and solver techniques, and optimization algorithms that produce efficient execution plans across the program.
Scheduling and Resource Management. Optimize execution schedules and hardware resource allocation.
Program Analysis and Verification. Build dependence and alias analyses, race detectors, and compiler checks that validate transformations and catch correctness issues early.
Hardware/Software Co-design. Contribute compiler and workload insights to future hardware generations, and evaluate proposed architectures before implementation in silicon.
Minimum Qualifications
Bachelor's degree in Computer Science, Mathematics, or a related technical field.
Foundational knowledge of compiler design and optimization passes.
Ability to abstract complex hardware/software constraints into logical algorithms and solve problems through rigorous reasoning.
Preferred Qualifications
Master's or PhD in Programming Languages, Compilers, Program Analysis, or related fields.
Research or industry experience with compiler infrastructures like LLVM or MLIR.
Experience developing code generators, instruction schedulers, or high-performance kernels for specialized accelerators (NPU, GPU, etc).
Experience applying search, constraint solving, or mathematical optimization (ILP, SMT, dynamic programming, heuristic search) to compilation, scheduling, or resource allocation problems.
Experience building analytical or learned performance models for hardware.
Experience applying program analysis techniques to optimize performance or ensure program correctness.
Experience with functional programming languages, particularly in the design of large-scale software systems.
Our mission is to make AI computing sustainable, enabling everyone on Earth access to powerful AI.
Industry
Semiconductor Manufacturing
Company size
201-500 employees
Founded
2017
Headquarters
Seoul
LinkedIn followers
18,972
Total funding
$279M
FuriosaAI designs and develops data center accelerators for the most advanced AI models and applications.
Our mission is to make AI computing sustainable so everyone on Earth has access to powerful AI.
Our Background
Three misfit engineers with each from HW, SW and algorithm fields who had previously worked for AMD, Qualcomm and Samsung got together and founded FuriosaAI in 2017 to build the world’s best AI chips.
The company has raised more than $246 million, with investments from DSC Investment, Korea Development Bank, and Naver, the largest internet provider in Korea. We have partnered on our first two products with a wide range of industry leaders including TSMC, ASUS, SK Hynix, GUC, and Samsung. FuriosaAI now has over 240 employees across Seoul, Silicon Valley, and Europe.
Our Approach
We are building full stack solutions to offer the most optimal combination of programmability, efficiency, and ease of use. We achieve this through a “first principles” approach to engineering: We start with the core problem, which is how to accelerate.
Offices: Seoul, KR · Santa Clara, US
Information TechnologySemiconductorArtificial IntelligenceHardwareAnalyticsBig DataArtificial Intelligence (AI)AI Infrastructure
Our mission is to make AI computing sustainable, enabling everyone on Earth access to powerful AI.
Industry
Semiconductor Manufacturing
Company size
201-500 employees
Founded
2017
Headquarters
Seoul
LinkedIn followers
18,972
Total funding
$279M
FuriosaAI designs and develops data center accelerators for the most advanced AI models and applications.
Our mission is to make AI computing sustainable so everyone on Earth has access to powerful AI.
Our Background
Three misfit engineers with each from HW, SW and algorithm fields who had previously worked for AMD, Qualcomm and Samsung got together and founded FuriosaAI in 2017 to build the world’s best AI chips.
The company has raised more than $246 million, with investments from DSC Investment, Korea Development Bank, and Naver, the largest internet provider in Korea. We have partnered on our first two products with a wide range of industry leaders including TSMC, ASUS, SK Hynix, GUC, and Samsung. FuriosaAI now has over 240 employees across Seoul, Silicon Valley, and Europe.
Our Approach
We are building full stack solutions to offer the most optimal combination of programmability, efficiency, and ease of use. We achieve this through a “first principles” approach to engineering: We start with the core problem, which is how to accelerate.
Offices: Seoul, KR · Santa Clara, US
Information TechnologySemiconductorArtificial IntelligenceHardwareAnalyticsBig DataArtificial Intelligence (AI)AI Infrastructure