About this role
Meta is seeking an ASIC Engineer Intern to join our Infrastructure organization. Our servers and data centers are the foundation upon which our rapidly scaling infrastructure efficiently operates and upon which our innovative services are delivered. By holding this role, you will be an integral member of an ASIC team to build accelerators for some of our top workloads enabling our data centers to scale efficiently. You will have an opportunity to participate in design implementation, physical design, and design power estimation/management using state of the art tools. Come work and learn alongside our expert ASIC engineers to build “Green” data center accelerators.
Internships are twelve (12) to sixteen (16) weeks long.
Responsibilities
- Participate in Design Implementation, Physical Design, and Design Power activities and provide feedback.
- Contribute to optimizing RTL for some of the IPs to achieve best in class PPA (Power, Performance, Area), and support implementation and physical design of the same.
- Contribute to develop unique recipes to achieve the best PPA using various physical design strategies.
- Develop scripts, tools, and methods to enhance PPA (Power, Performance, Area).
- Support and develop EDA Infrastructure, and help improve designer productivity.
Minimum Qualifications
- Currently has, or is in the process of obtaining, a Bachelor's degree in Electrical Engineering, Computer Engineering or related engineering fields
- Knowledge of Computer Architecture , Logic Design and Device Physics fundamentals
- Knowledge of Verilog, System verilog
- Must obtain work authorization in the country of employment at the time of hire and maintain ongoing work authorization during employment
- Intent to return to degree-program after the completion of the internship
Preferred Qualifications
- Currently has, or is in the process of obtaining, a Masters or PhD degree in Electrical Engineering, Computer Engineering or related engineering fields
- Experience with Synthesis and Physical Design flows and methodologies
- Scripting capability with TCL and Python
- Experience with High Performance Computing
- Experience with Digital Design Techniques
- Creativity and problem solving capabilities
Tired of cold applications?
Sign up with Clera and we'll reach out the moment a role actually fits you — no more spraying applications into the void.
Ask your AI about this role
Connect Clera once, then ask if it fits you.
Ask about this role
Read the ASIC Engineer Intern, Physical Design listing at Meta (https://www.getclera.com/jobs/meta/asic-engineer-intern-physical-design-zr56cgy60jkf) and tell me whether it fits my profile. Save it for me if it does.
Not connected yet? Takes a minute
One click above pre-fills the connector. Or by hand: Settings > Connectors > Add custom connector, paste https://mcp.getclera.com. Either way, sign in with the account you use on Clera and approve the consent screen.
https://mcp.getclera.comSign in with your Clera account. MCP docs