About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications …
About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications …
Skills: UVM Test Bench Development, Low Power Verification, UPF, RISC-V, Python
About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications …
About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications …
About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications …
About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications …
About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications …
Skills: Physical Design, RTL to GDSII, PPA Optimization, Synthesis, Place & Route
About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications …
About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications …
Skills: System Verilog, UVM, Verification Planning, Python, C/C++
About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications …
About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications …
Skills: SystemVerilog, UVM, CPU Core Verification, Design Verification, Architecture Validation
Sr Staff Engineer, Power Integrity (PI), Signoff Lead
Bengaluru, Karnataka, India · On-site
Senior+$766M raised
About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications …
Skills: Power Integrity, IR Drop Analysis, Ansys RedHawk, PrimeTime-PX, Power Grid Design
About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications …
Skills: RTL Design, RISC-V, Chisel, Verilog, System Verilog
About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications …
Skills: Physical Design, RTL-to-GDSII, Synthesis, Place and Route, Post-route Signoff
About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications …
Skills: IP Licensing, Commercial Deal Structuring, Business Planning, Pricing Strategy, Royalty Optimization
About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications …
About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications …
Skills: System Verilog, UVM, CPU Verification, Computer Architecture, Constrained-Random Testing
About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications …
Skills: System Verilog, UVM, CPU Verification, Object-Oriented Programming, Python
About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications …
About SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications …
Sign up with Clera and we'll reach out the moment a role actually fits you — no more spraying applications into the void.
Full-time
bachelor degree, postgraduate degree
Posted 37d ago
~40 hrs/week
Responsibilities
Responsible for integrating, validating, and delivering SiFive IP customer deliverables on schedule with high quality. This involves managing release readiness, coordinating across functional teams, and handling technical debugging of configuration issues.
Requirements
Requires a degree in ECE, EE, or Computer Science with over 4 years of experience in SoC design and verification flows. Proficiency in Python, C/C++, and build tools like CMake is essential.
Full job description
About SiFive
As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world. SiFive’s unrivaled compute platforms are continuing to enable leading technology companies around the world to innovate, optimize and deliver the most advanced solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning, automotive, data center, mobile, and consumer. With SiFive, the future of RISC-V has no limits.
At SiFive, we are always excited to connect with talented individuals, who are just as passionate about driving innovation and changing the world as we are.
Our constant innovation and ongoing success is down to our amazing teams of incredibly talented people, who collaborate and support each other to come up with truly groundbreaking ideas and solutions. Solutions that will have a huge impact on people's lives; making the world a better place, one processor at a time.
Are you ready?
To learn more about SiFive’s phenomenal success and to see why we have won theGSA’s prestigious Most Respected Private Company Award(for the fourth time!), check out ourwebsiteandGlassdoorpages.
Job Description:
Role Overview:
As a Senior Customer Release Engineer, you will report to the Release Management team under Platform Execution and Operation. You will be assigned to execution programs and will be responsible for ensuring SiFive IP customer deliverables are integrated, validated, and delivered on time with high quality. Success will be measured based on on-time releases, defect escape rate, release quality, and automation improvements. This is a cross-functional coordination and technical debugging role, not a primary RTL or verification development role. You will work with architects, program managers, engineering, and sales support teams to release and deliver SiFive products on schedule.
Key Responsibilities:
Own release readiness and delivery for customer IP drops.
Manage integration/configuration issues across Core and UnCore content.
Generate release collateral and perform quality checks.
Drive schedule/risk tracking with PMs and engineering leads.
Collaborate with sales and support teams to ensure customer requirements are met.
Technical Requirements
Must-haves:
Strong Python.
Experience with release/build/productization workflows.
Familiarity with structured metadata/config formats such as JSON, YAML, and ideally IP-XACT.
Understanding of hardware/IP delivery lifecycle.
Experience with embedded programming in Assembly and C/C++, along with build tools such as CMake and Make.
Education & Experience
Required Qualifications:
BE/ME/MTech/MS in ECE, EE, or Computer Science.
4+ years of relevant experience.
Solid understanding of SoC design and verification flows at a working level.
Strong problem-solving/debugging skills.
Strong communication and collaboration skills.
Experience with Linux, Git, Jira, and Confluence.
Self-starter / learning agility.
Preferred Qualifications:
FPGA prototyping, emulation, and simulation depth.
CPU architecture and embedded bring-up depth.
Verilog/System Verilog.
Scala, Haskell .
UVM, assertions, coverage, power estimation, Spy Glass.
Additional Information:
This position requires a successful background and reference checks and satisfactory proof of your right to work in:
India
Any offer of employment for this position is also contingent on the Company verifying that you are a authorized for access to export-controlled technology under applicable export control laws or, if you are not already authorized, our ability to successfully obtain any necessary export license(s) or other approvals.
SiFive is an equal opportunity employer. We celebrate diversity and are committed to creating an inclusive environment for all employees.
The heart of SiFive is RISC-V! SiFive creates the building blocks of RISC-V-based IP that are the inevitable innovative reimagining of every computing platform.
Offices: 2625 Augustine Drive, Suite 101, Santa Clara, California 95054, US · 20 Station Road, Cambridge, England CB1 2JD, GB · 5001 Plaza on the Lake, Suite 310, Austin, Texas 78746, US · 2000 Hearst Avenue, Suite 400, Berkeley, California 94709, US · 33 Boston Post Rd West, Suite 170, Marlborough, Massachusetts 01752, US
ElectronicsSemiconductorWearablesSoftwareInternet of ThingsManufacturing
The heart of SiFive is RISC-V! SiFive creates the building blocks of RISC-V-based IP that are the inevitable innovative reimagining of every computing platform.
Offices: 2625 Augustine Drive, Suite 101, Santa Clara, California 95054, US · 20 Station Road, Cambridge, England CB1 2JD, GB · 5001 Plaza on the Lake, Suite 310, Austin, Texas 78746, US · 2000 Hearst Avenue, Suite 400, Berkeley, California 94709, US · 33 Boston Post Rd West, Suite 170, Marlborough, Massachusetts 01752, US
ElectronicsSemiconductorWearablesSoftwareInternet of ThingsManufacturing