Clera home
·Dashboard

Jobs at Kandou AI (Now Hiring) — 6 open

Kandou AI logoKandou AI

DFT Engineer CH, UK

Saint-Sulpice, Vaud, Switzerland · Hybrid

Senior$505M raised

Challenges are our drive, innovation our calling. We at Kandou are a team of passionate accomplished professionals making a mark in the semiconductor industry. We're an innovative leader in high-speed and energy efficien…

Skills: DFT, MBIST, Scan Insertion, ATPG, IJTAG

Kandou AI logoKandou AI

Technical Advisor/ Principal Architect, Office of the CTO

Saint-Sulpice, Vaud, Switzerland · Hybrid

Senior+$505M raised

Kandou AI is redefining the economics of AI infrastructure. Our proprietary MIMO‑over‑copper technology powers a high‑performance, chiplet‑based AI memory fabric that delivers high bandwidth and ultra‑low latency at dram…

Skills: Digital Communications, Information Theory, Signal Processing, Python, MATLAB

Kandou AI logoKandou AI

Internship - Communication System Modelling

Saint-Sulpice, Vaud, Switzerland · On-site

Entry level$505M raised

Kandou is redefining AI infrastructure through innovative interconnect technologies that significantly reduce power consumption while maintaining high bandwidth and ultra-low latency. Our mission is to make AI systems mo…

Skills: Communication System Modelling, Signal Processing, Python, C++, MATLAB

Kandou AI logoKandou AI

Embedded Software Engineer

Hyderabad, Telangana, India · Hybrid

Senior$505M raised

At Kandou, we are redefining the economics of AI infrastructure. Our mission is to democratise AI by significantly reducing the Total Cost of Ownership (TCO) of hardware systems — a critical barrier to scalable adoption. O…

Skills: C, C++, RTOS, Zephyr, FreeRTOS

Kandou AI logoKandou AI

Internship – Analog Design

Saint-Sulpice, Vaud, Switzerland · On-site

Entry level$505M raised

Kandou is redefining AI infrastructure through innovative interconnect technologies that significantly reduce power consumption while maintaining high bandwidth and ultra-low latency. Our mission is to make AI systems mo…

Skills: Analog Design, System Modeling, Signal Processing, Python, MATLAB

Kandou AI logoKandou AI

System Architect

Santa Clara, California, United States · Hybrid

Senior+$505M raised

At Kandou, we are redefining the economics of AI infrastructure. Our mission is to democratise AI by significantly reducing the Total Cost of Ownership (TCO) of hardware systems — a critical barrier to scalable adoption. O…

Skills: System Architecture, SoC Specification, PAM4, High-Speed Interconnects, IEEE 802.3ck/dj

Kandou AI logo

DFT Engineer CH, UK

Kandou AI

Saint-Sulpice, Vaud, Switzerland • Hybrid

Apply
Senior

Tired of cold applications?

Sign up with Clera and we'll reach out the moment a role actually fits you — no more spraying applications into the void.

  • Full-time
  • bachelor degree
  • Posted 5d ago
  • ~40 hrs/week

Responsibilities

The role involves implementing hierarchical MBIST and scan insertion, as well as generating ATPG patterns and performing coverage analysis. The engineer will also develop functional patterns using IJTAG and collaborate with production teams to debug silicon issues.

Requirements

Candidates need over 5 years of DFT experience with a strong background in IJTAG methodologies and hierarchical scan insertion. A Bachelor's degree in Electronics, Electrical, or Computer Engineering is required.

Full job description

Challenges are our drive, innovation our calling. We at Kandou are a team of passionate accomplished professionals making a mark in the semiconductor industry. We're an innovative leader in high-speed and energy efficient chip-chip link solutions critical to the evolution of the electronics industry, continuously developing to meet the demands of not just the customers of today, but of tomorrow too. If you love to be part of a high-tech scale-up and are motivated by pushing your limits and challenging the status quo, we have an opportunity for you.

We are actively seeking a resourceful DFT Engineer based in Lausanne, Switzerland or UK

Key Responsibilities:

  • Hierarchical MBIST and scan insertion, BSD implementation
  • ATPG pattern generation, coverage analysis, converging to high coverage metrics
  • Pattern simulations with timing
  • Defining test mode timing constraints, analyzing the timing reports and converge timing
  • Developing cycle accurate functional patterns using IJTAG methodology
  • Closely working with the test and production engineering teams to debug and bring up devices at probe and final test
  • Debugging silicon issues

Skills:

  • Excellent communication skills, and strong team player with can do type of attitude
  • Excellent debugging skills
  • Good scripting skills to develop automation

Qualifications:

  • 5+ years of DFT experience including implementation, test pattern development, and simulation
  • Proven experience in contributing to DFT solution to complex designs
  • Experience working with IJTAG methodologies
  • Experience with hierarchical MBIST insertion, hierarchical scan insertion and scan compression methodologies
  • Experience in ATPG pattern generation for different kinds of fault models, fault coverage analysis and converging to high coverage metrics
  • Good debug capabilities in simulating patterns with timing
  • Experience with industry standard EDA tools for DFT, timing, and simulation
  • Knowledge of System Verilog

Education:

  • Bachelor of Engineering in Electronics and Electrical Engineering, Computer Engineering (equivalent or higher)

Related keywords

DFTMBISTScan InsertionATPGIJTAGSystem VerilogEDA ToolsSemiconductorChip-Chip LinkFault ModelsTiming ConstraintsSilicon DebuggingHierarchical ScanScan CompressionPattern Generation

About Kandou AI

LinkedInVisit site

Unlocking the power of your technology

Industry
Semiconductor Manufacturing
Company size
51-200 employees
Founded
2011
Headquarters
Lausanne
LinkedIn followers
8,794
Total funding
$505M

Founded in 2011, Kandou is the innovative leader in high-speed, energy efficient, chip-to-chip link solutions critical to the evolution of the electronics industry. Kandou enables a better-connected world by offering disruptive technology through licensing and standard products that empower the devices we use every day to become smaller, more energy efficient and more cost effective. Kandou has a strong IP portfolio that includes Chord™ signaling, which has been adopted into industry specifications by JEDEC and the OIF. These innovations and implementations deliver a fundamental advance in interconnect technology that lowers the power consumed and improves the performance of chip links, unlocking new capabilities for customer devices and systems. Kandou is a fabless semiconductor company headquartered in Lausanne, Switzerland with offices in Europe, North America and Asia.

Offices: EPFL Innovation Park, Building I, Lausanne, 1015, CH · 5 Queensbridge, Northampton, England NN4 7BF, GB · Borussiastraße 112, Dortmund, North Rhine-Westphalia 44149, DE · 200 Brook Drive, Green Park, Reading, RG26UB, GB · Maxim 1, Parklands Avenue, Eurocentral, ML1 4WR, GB

ElectronicsInformation TechnologySemiconductorEnergyArtificial Intelligence (AI)Manufacturing
View all jobs at Kandou AI

About Kandou AI

LinkedInVisit site

Unlocking the power of your technology

Industry
Semiconductor Manufacturing
Company size
51-200 employees
Founded
2011
Headquarters
Lausanne
LinkedIn followers
8,794
Total funding
$505M

Founded in 2011, Kandou is the innovative leader in high-speed, energy efficient, chip-to-chip link solutions critical to the evolution of the electronics industry. Kandou enables a better-connected world by offering disruptive technology through licensing and standard products that empower the devices we use every day to become smaller, more energy efficient and more cost effective. Kandou has a strong IP portfolio that includes Chord™ signaling, which has been adopted into industry specifications by JEDEC and the OIF. These innovations and implementations deliver a fundamental advance in interconnect technology that lowers the power consumed and improves the performance of chip links, unlocking new capabilities for customer devices and systems. Kandou is a fabless semiconductor company headquartered in Lausanne, Switzerland with offices in Europe, North America and Asia.

Offices: EPFL Innovation Park, Building I, Lausanne, 1015, CH · 5 Queensbridge, Northampton, England NN4 7BF, GB · Borussiastraße 112, Dortmund, North Rhine-Westphalia 44149, DE · 200 Brook Drive, Green Park, Reading, RG26UB, GB · Maxim 1, Parklands Avenue, Eurocentral, ML1 4WR, GB

ElectronicsInformation TechnologySemiconductorEnergyArtificial Intelligence (AI)Manufacturing
View all jobs at Kandou AI

Similar companies hiring

Qualcomm (767)Lam Research (616)Micron Technology (546)Applied Materials (478)Renesas Electronics (457)Infineon Technologies (423)AMD (399)Analog Devices (326)Intel (314)KLA (300)GlobalFoundries (297)Entegris (233)
Clera home

Your AI-talent agent. Connecting talents with dream jobs.

Earn $5,000

Tools

  • Salary Calculator
  • Resume Review
  • Startup Map

Explore

  • Jobs
  • Discover Jobs
  • Companies
  • Pricing
  • Acquihire
  • Referral

Company

  • Manifesto
  • Engineering
  • We are hiring!
  • FAQs
  • Blog
  • Press

Tools

  • Salary Calculator
  • Resume Review
  • Startup Map

Explore

  • Jobs
  • Discover Jobs
  • Companies
  • Pricing
  • Acquihire
  • Referral

Company

  • Manifesto
  • Engineering
  • We are hiring!
  • FAQs
  • Blog
  • Press

© 2026 Clera Labs, Inc.

PrivacyTermsBug Bounty