Palo Alto, California, United States · On-site
Cspeed IO is a stealth start up backed by Sutter Hills Ventures and Atreides Capital - headquartered in Palo Alto, CA. Our executive team has a demonstrated track record of building and scaling category-defining semicond…
Skills: Silicon Characterization, Transceiver Validation, Ethernet SerDes, High-Speed Serial Link Validation, Python Scripting
Sign up with Clera and we'll reach out the moment a role actually fits you — no more spraying applications into the void.
Drive the validation of high-speed optical transceivers from silicon characterization through module-level testing to host-system interoperability. Develop comprehensive validation plans and execute them in the lab across subsystems including SerDes, laser control, and MCU controllers.
Requires 5+ years of experience in hardware validation or silicon characterization with proficiency in high-speed serial link testing and lab instrumentation. A BS/MS in Electrical Engineering, Physics, or a related field is required.
Cspeed IO is a stealth start up backed by Sutter Hills Ventures and Atreides Capital - headquartered in Palo Alto, CA. Our executive team has a demonstrated track record of building and scaling category-defining semiconductor and infrastructure businesses at companies like Broadcom, Lumentum, Tesla, Apple, Samsung, Intel, and VMware.
Cspeed IO is developing next-generation optical semiconductor solutions for the AI infrastructure market, focused on enabling true “scale-up” architectures. Our mission is to replace traditional copper interconnects with advanced fiber-optic technologies that overcome the limitations of existing optics solutions and architectures.
We are seeking a PCB Design & Validation Engineer to own the design of test/eval boards and lead validation of our high-speed optical transceivers. You will design the PCB platforms that enable development and characterization, with the opportunity to lead PCB design for the transceiver module itself. You will review transceiver requirements, develop validation plans, and execute them across all major subsystems: Ethernet SerDes, internal data pipeline, laser/modulator, mux/demux, and the MCU controller with EEPROM and I2C interfaces.
Key Responsibilities
PCB Design
Validation & Characterization
Required Qualifications
Preferred Qualifications
Stealth Startup
Offices: 755 Page Mill Rd, Suite A-200, Palo Alto, California 94304, US · Charas 5, Neo Irakleio, Athens, 141 21, GR
Stealth Startup
Offices: 755 Page Mill Rd, Suite A-200, Palo Alto, California 94304, US · Charas 5, Neo Irakleio, Athens, 141 21, GR