Principal RFIC Design Engineer - Chip Lead
- Location
- Mountain View
- Workplace
- On-site
- Employment
- Full-time
About this role
We’re looking for a Principal RFIC Design Engineer - Chip Lead to own top-level integration of our next-generation multi-channel beamformer ICs. You’ll drive chip architecture, floorplanning, block integration, top-level RF/analog performance, physical implementation, package interfaces, and tapeout readiness across RF, analog, digital, layout, and test functions.
This is a senior technical leadership role for an experienced IC designer who can see the whole chip. You’ll work directly with the founding engineers and block owners to turn system requirements into a manufacturable, testable product and drive execution from architecture and floorplan through sign-off, silicon bring-up, and customer deployment.
Tired of cold applications?
Sign up with Clera and we'll reach out the moment a role actually fits you — no more spraying applications into the void.
Ask your AI about this role
Connect Clera once, then ask if it fits you.
Ask about this role
Read the Principal RFIC Design Engineer - Chip Lead listing at Oso Semiconductor (https://www.getclera.com/jobs/ososemi/principal-rfic-design-engineer-chip-lead-1oc975jivdd8) and tell me whether it fits my profile. Save it for me if it does.
Not connected yet? Takes a minute
https://mcp.getclera.comSign in with your Clera account. MCP docs