PIC Design Engineer

Location
London
Workplace
Hybrid
Employment
Full-time

About this role

Key Responsibilities:

  • Support Design and simulation activities of passive and active components within the Oriole PDK

  • Work collaboratively within the Oriole PIC team on mask layout and support tape-out cycles into a commercial foundry

  • Support collaborative activities between Oriole and its suppliers

  • Support Test, Characterisation and Design Verification of Oriole's PIC program, deliver data analysis and verification reports.

Essential Skills:

  • PhD in Physics with a focus on Photonics, Semiconductors or Optical Networks.

  • Strong simulation skills in photonics (FDTD, EME) and hands on experience with commercial relevant software

  • Strong Layout/Mask Design skills using commercial photonic layout tools (e.g. Synopsys, GDS Factory, Nazca, Klayout)

  • Strong programming skills (Python), and familiar with version control methodology

  • Experience in device physics and design of III-V semiconductor optical devices such as lasers, optical amplifiers, modulators and detectors

  • Experience on passive Si/SiN photonics design, simulation, layout and characterisation.

  • A good understanding of photonic process integration and understanding of processing limitations on PIC performance (principles of design for manufacture)

  • Use of ML/AI methodologies or other computational optimisation techniques in photonic design simulations

Desired Skills:

  • Photonic device characterisation, hands on experience with testing methodologies for wafer level and die level test

  • High speed RF design characterisation

  • RF/Thermal simulation experience a plus.

  • Good understanding of Optical networks and Applications of photonics for AI in data centres

  • A good understanding of Photonic device manufacturing principles, Design for manufacture, Design for test and reliability.

  • Good understanding of PIC parameter impact on system performance (e.g. such as BER, link budget, power penalties etc), any system modelling experience a plus.

  • Excellent Communication and presentation skills, team working

Tired of cold applications?

Sign up with Clera and we'll reach out the moment a role actually fits you — no more spraying applications into the void.

Ask your AI about this role

Connect Clera once, then ask if it fits you.

Ask about this role

Read the PIC Design Engineer listing at Oriole (https://www.getclera.com/jobs/oriole-networks/pic-design-engineer-gewnyf5hpm3z) and tell me whether it fits my profile. Save it for me if it does.
Not connected yet? Takes a minute
One click above pre-fills the connector. Or by hand: Settings > Connectors > Add custom connector, paste https://mcp.getclera.com. Either way, sign in with the account you use on Clera and approve the consent screen.
https://mcp.getclera.com

Sign in with your Clera account. MCP docs