Power Integrity Intern Worker Engineer

Location
CRI - Belen, Heredia
Workplace
Hybrid

About this role

Job Details:

Job Description: 

As a Physical Design Engineering Undergraduate Intern, you will actively contribute to the physical implementation of silicon and platform designs to ensure readiness for manufacturing. This role will provide hands-on experience in design flows, power integrity analysis, and validation activities for high-speed interconnect architecture. You will gain valuable skills, apply theoretical knowledge to practical projects, and explore future career opportunities while collaborating with a team of innovative engineers.

The Silicon and Platform Engineering Group (SPE) drives innovation in silicon and platform design, ensuring the physical designs meet manufacturing and performance standards. The team focuses on delivering scalable, efficient solutions that align with Intel's broader goals of advancing technology and enabling cutting-edge products. Joining this group offers a collaborative environment committed to excellence in engineering and design.

The primary responsibilities for this role will include, but are not limited to:

  • Assist in the physical implementation of package and platform designs, contributing to power integrity and high-speed interconnect validation.
  • Collaborate with cross-functional teams to support design scalability, automation, and manufacturability.
  • Engage in verification and signoff processes to ensure compliance with performance and manufacturing standards.
  • Apply theoretical knowledge to practical projects, including power integrity analysis and physical design optimization.
  • Support design initiatives by leveraging advanced tools and methodologies to address technical challenges.

Qualifications:

Minimum Qualifications:

Minimum qualifications are required to be initially considered for this position.

  • Pursuing a Bachelor's degree in Electronics or Electrical Engineering with at least 50 percent of coursework completed OR pursuing a Master's degree in the same field.
  • Bachelor's candidates must demonstrate 0-1 years of hands-on experience in physical design, with skills gained through internships, academic projects, coursework, or hands-on training. Master's candidates require no prior professional experience.
  • Proficiency in English (written and verbal).
  • Completion of at least 1-2 courses in Electrical/Electromagnetic fundamentals.
  • Maintain a minimum of 80 percent GPA.
  • Availability to work at least 22.5 hours per week during the internship period.
  • Commitment to work a minimum of 1 year in this position.
  • Legal authorization to work in Costa Rica.

Preferred Qualifications:

Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

  • Familiarity with electrical simulation tools such as Sigrity PowerSI, SiWave, Hspice, Matlab, or Ansys HFSS.
  • Experience with PCB design or circuit simulators.
  • Knowledge of statistical analysis tools such as JMP or equivalent.
  • Strong collaboration and analytical skills with an eagerness to learn and solve technical challenges.

Bring your passion for innovation and engineering to Intel-apply today and make your mark on the technology of tomorrow.

Job Type:

Student / Intern

Shift:

Shift 1 (Costa Rica)

Primary Location: 

Costa Rica, San Jose

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. Job posting details (such as work model, location or time type) are subject to change.

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Tired of cold applications?

Sign up with Clera and we'll reach out the moment a role actually fits you — no more spraying applications into the void.

Ask your AI about this role

Connect Clera once, then ask if it fits you.

Ask about this role

Read the Power Integrity Intern Worker Engineer listing at Intel (https://www.getclera.com/jobs/intel-corporation/power-integrity-intern-worker-engineer-ikddtaln2p09) and tell me whether it fits my profile. Save it for me if it does.
Not connected yet? Takes a minute
One click above pre-fills the connector. Or by hand: Settings > Connectors > Add custom connector, paste https://mcp.getclera.com. Either way, sign in with the account you use on Clera and approve the consent screen.
https://mcp.getclera.com

Sign in with your Clera account. MCP docs