Sr. Staff Engineer, Analog/Mixed-signal IC Layout
About this role
We are seeking an exceptionally skilled and experienced Sr. Staff IC Layout Engineer, to join our Silicon Engineering team. In this senior role, you will be responsible for the physical implementation of complex, high-performance integrated circuits, with a primary focus on custom analog, mixed-signal, and/or high-speed digital blocks. The ideal candidate is a recognized expert in the latest advanced semiconductor process nodes, capable of driving layout methodologies and ensuring the physical design meets aggressive performance, power, and area targets
Key Responsibilities
- Performing physical layout for critical mixed-signal components within high speed SerDes using Cadence tools.
- Work with AMS design engineers to optimize layout for performance and reliability.
- Take part in floor planning, custom layout and verification against design rules and schematics.
- Define, develop, and implement advanced layout and verification methodologies for FinFET process technologies to maximize design efficiency. Establish and maintain layout standards, design rules, and best practices across the team.
Basic Qualifications
- Associates Degree, or equivalent experience
- 10+ years of hands-on analog/mixed signal layout experience, with at least 5+ years in FinFET nodes
- A good understanding of high-speed design/layout considerations, such as parasitics, crosstalk isolation, supply and bias distribution, etc.
- Proficient with Cadence custom layout tools
- Knowledge of DRC/LVS checking flows with Calibre
Preferred Qualifications
- Experience with integration between custom AMS and digital components in the latest FinFET nodes.
- Some knowledge of scripting languages such as Python and SKILL.
- Previous experience laying out sensitive analog blocks such as PLLs, RF amplifiers, and high speed transmitters/receivers
- Excellent communication skills with the ability to clearly articulate complex technical issues and solutions to cross-functional teams.
Company at a glance
Ayar Labs is transforming AI infrastructure by accelerating data movement. Recognizing that the complexity and size of AI models are increasing at a rate that traditional interconnect technology cannot handle, the company has developed the industry’s first optical I/O solution that enables customers to maximize the compute efficiency and performance of growing AI infrastructure, while reducing costs, latency and power consumption. Based on open standards and optimized for both AI training and inference, Ayar Labs’ optical I/O solution is backed by a robust ecosystem that enables it to integrate smoothly into AI systems at scale.
Tired of cold applications?
Sign up with Clera and we'll reach out the moment a role actually fits you — no more spraying applications into the void.
Know someone who'd be great for this?