Virtual Platform Development Lead (SystemC/TLM)
About this role
Role Overview
We are seeking an experienced Virtual Platform Development Lead to develop and own the virtual platform for next-generation SoCs targeting AI, HPC, and Networking applications. This role will leverage existing Virtualizer Platform tools to enable early architecture validation, hardware/software co-development, firmware development, and software bring-up well before silicon availability.
The ideal candidate will have hands-on experience building complete SoC virtual platforms using a combination of RTL and SystemC/TLM models, and will work closely with architecture, design, verification, and firmware teams to accelerate product development and improve first-pass silicon success.
What You’ll Do
- Develop and maintain complete SoC virtual platforms using Virtualizer Platform
- Integrate SoCs using a combination of RTL, SystemC/TLM models, processor models, memory models, and peripheral models.
- Develop validation scenarios to verify architectural correctness, boot flows, data movement, and key system use cases.
- Enable early firmware and software development before RTL and silicon availability.
- Debug complex issues spanning architecture, RTL, SystemC models, firmware, and software.
- Collaborate with Architecture, RTL, Design Verification, and Firmware teams to validate architectural intent and improve overall system quality.
- Develop reusable methodologies, automation, and best practices for virtual platform development.
What We’re Looking For
- 10+ years of semiconductor design experience.
- Strong hands-on experience with Synopsys Virtualizer.
- Experience integrating complete SoCs using RTL and SystemC/TLM models.
- Strong knowledge of C/C++, SystemC, and transaction-level modeling.
- Good understanding of SoC architecture and hardware/software co-design.
- Experience with high-speed interfaces such as PCIe, UCIe, and Ethernet. Knowledge of DDR/HBM memory interfaces is a plus.
- Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field.
Key Attributes
- Strong system-level thinking and debugging skills.
- Passion for building scalable and reusable virtual platforms.
- High ownership with a focus on quality and first-pass silicon success.
- Excellent collaboration across architecture, design, verification, firmware, and software teams.
Success Metrics
Early availability of virtual platforms for architecture validation and software development.
High-quality, reusable virtual platform infrastructure across multiple SoC programs.
Faster firmware and software readiness with reduced integration issues.
Improved first-pass silicon success through early system validation.
Company at a glance
AI silicon doesn't fail on compute. It fails on the infrastructure around it — power delivery, connectivity, and memory that weren't designed for the scale, speed, and packaging requirements of modern AI systems.
TYLsemi builds the chiplet infrastructure layer that solves this. Purpose-built for XPUs and Networking. Standards-based. Designed to integrate directly into your silicon program — not adapted from something else.
We're hiring across the US and India. Come build what's missing.
Tired of cold applications?
Sign up with Clera and we'll reach out the moment a role actually fits you — no more spraying applications into the void.
Know someone who'd be great for this?