Mixed-Signal Verification Engineer – Power Management ICs

Bangalore, India · Remote ok

About this role

What You’ll Do 

  • Develop and execute mixed-signal verification plans for high-current IVR designs. 
  • Build and maintain analog behavioral models (Verilog-A / SystemVerilog real-number modeling) for power stages, integrated inductors, PDN, and analog blocks. 
  • Perform analog-digital co-simulation using industry-standard tools (Cadence Xcelium + Spectre, Synopsys VCS + FineSim / CustomSim, or AMS Designer). 
  • Verify digital control loops 
  • Create testbenches for key performance metrics: transient response (load steps), loop stability, efficiency, ripple, over-current / over-voltage protection, and startup/shutdown sequences. 
  • Run regressions across PVT corners, Monte-Carlo analysis, and corner-case scenarios. 
  • Debug mixed-signal issues at both transistor-level and behavioral level. 
  • Collaborate closely with analog designers, digital designers, and system engineers to close verification coverage. 
  • Develop automated verification scripts and improve verification methodology for faster turnaround. 
  • Support post-silicon validation by correlating simulation results with lab measurements. 


What We’re Looking For 

  • 5+ years of hands-on experience in mixed-signal verification of power management ICs or analog/mixed-signal SoCs. 
  • Strong proficiency in mixed-signal simulation flows: 
  • Real Number Modeling (RNM) and Verilog-A behavioral modeling 
  • Analog-digital co-simulation (AMS, VCS + Spectre, Xcelium) 
  • Solid understanding of power converter topologies (buck, multi-phase, 3-level buck, switched-capacitor converters). 
  • Good knowledge of digital control concepts for power converters (PID controllers, DPWM, digital feedback loops). 
  • Experience with MATLAB/Simulink for system-level modeling and testbench reference generation. 
  • Proficiency in SystemVerilog and UVM for digital/mixed-signal testbenches. 
  • Familiarity with Cadence Virtuoso, Spectre, or Synopsys CustomSim for analog simulation. 
  • Understanding of analog non-idealities (quantization effects, loop delay, sensor offsets, PDN resonances, inductor non-linearities). 
  • BSEE / MSEE with 8+ years relevant experience. 


Nice to Have

  • Experience verifying high-frequency IVRs, PoL regulators, or high-current power delivery systems. 
  • Experience with SIMPLIS, PLECS, or Simulink for system-level power electronics validation. 
  • Familiarity with digital PID controller verification and fixed-point arithmetic effects. 
  • Exposure to advanced packaging and on-die inductor modeling. 
  • Scripting skills in Python, Perl, or Tcl for automation. 

Company at a glance

AI silicon doesn't fail on compute. It fails on the infrastructure around it — power delivery, connectivity, and memory that weren't designed for the scale, speed, and packaging requirements of modern AI systems.
TYLsemi builds the chiplet infrastructure layer that solves this. Purpose-built for XPUs and Networking. Standards-based. Designed to integrate directly into your silicon program — not adapted from something else.

We're hiring across the US and India. Come build what's missing.

https://www.tylsemi.ai/company/careers/

Founded2026
Team Size11-50 employees
WorkspaceRemote ok
IndustrySemiconductor Manufacturing
Location
Bengaluru, Karnataka, India
Websitetylsemi.ai
LinkedInLinkedIn

Tired of cold applications?

Sign up with Clera and we'll reach out the moment a role actually fits you — no more spraying applications into the void.

Know someone who'd be great for this?