Arcfield logo
FPGA Design Engineer IV
full-timeLouisville$110k - $192k

Summary

Location

Louisville

Salary

$110k - $192k

Type

full-time

Explore Jobs

About this role


Responsibilities

We are seeking an experienced FPGA Design Engineer to develop, integrate, and support FPGA-based solutions for satellite payloads, radios, and avionics subsystems. This role spans architecture, implementation, verification, hardware bring-up, and on-orbit support, and will work closely with embedded software, systems, and hardware teams across R&D and production programs.

  • Design, implement, and verify FPGA firmware for satellite payloads, radios, and avionics subsystems.
  • Develop and optimize DSP pipelines, including signal processing, compression, filtering, modulation, and data reduction.
  • Implement and integrate high-speed FPGA-to-processor interfaces (AXI, DMA, PCIe, Ethernet, LVDS, JESD204, etc.).
  • Collaborate with Embedded Linux engineers to define hardware/software interfaces, register maps, drivers, and data paths.
  • Bring up and debug Xilinx SoC platforms (e.g., Zynq, Zynq UltraScale+) from power-on through full system operation.
  • Support hardware integration, environmental testing (thermal-vacuum, vibration), and on-orbit troubleshooting.
  • Perform timing closure, resource optimization, and power/performance trade studies.
  • Participate in architecture definition and design reviews; mentor junior engineers as appropriate.
  • Contribute to fast-paced R&D, proof-of-concept, and production programs. 

Qualifications

  • BS with 8–10 years, MS with 6–8 years, or PhD with 3–5 years of relevant experience in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
  • Ability to obtain and maintain a Secret security clearance.
  • 8+ years of FPGA design experience.
  • Strong proficiency in Verilog and/or VHDL.
  • Extensive experience with Xilinx toolchains (Vivado, Vitis, IP Integrator).
  • Experience with simulation and verification tools (ModelSim, XSIM, MATLAB, Python-based testbenches).
  • Experience with Xilinx Zynq or UltraScale+ SoCs in Embedded Linux environments.
  • Experience creating AXI peripherals and DMA engines for Linux-based systems.
  • Experience with radiation-tolerant or fault-tolerant FPGA designs (TMR, ECC, scrubbing).
  • Proficiency with Git and CI/CD workflows.

Equal Pay Act

This is the projected compensation range for this position. There are differentiating factors that can impact a final salary/hourly rate, including, but not limited to, Contract Wage Determination, relevant work experience, skills and competencies that align to the specified role, geographic location (For Remote Opportunities), education and certifications as well as Federal Government Contract Labor categories. In addition, Arcfield invests in its employees beyond just compensation. Arcfield ’s benefits offerings include, dependent upon position, Health Insurance, Life Insurance, Paid Time Off, Holiday Pay, Short Term and Long-Term Disability, Retirement and Savings, Learning and Development opportunities, wellness programs as well as other optional benefit elections. Min: $110,527.16 Max: $192,185.29
EEO Statement

We are an equal opportunity employer and federal government contractor. We do not discriminate against any employee or applicant for employment as protected by law.

Other facts

Tech stack
FPGA Design,Verilog,VHDL,Xilinx Toolchains,Simulation Tools,Embedded Linux,AXI Peripherals,DMA Engines,Radiation-Tolerant Designs,Fault-Tolerant Designs,Git,CI/CD Workflows,DSP Pipelines,Signal Processing,Hardware Integration,Timing Closure

About Arcfield

Arcfield was purpose-built to protect the nation and its allies through innovations in systems engineering and integration, space and mission launch assurance, cybersecurity and conventional and hypersonic missile support. Headquartered in Chantilly, VA with 16 offices in the U.S. and Canada, Arcfield employs more than 2,200 engineers, analysts, IT specialists and other professionals. The company has more than 65 years of collective proven experience supporting missions in cyber and space defense, hypersonic and nuclear deterrence, and warfighter readiness.

Team size: 1,001-5,000 employees
LinkedIn: Visit
Industry: Engineering Services
Founding Year: 2021

What you'll do

  • The FPGA Design Engineer will develop, integrate, and support FPGA-based solutions for satellite payloads, radios, and avionics subsystems. Responsibilities include design, implementation, verification, and on-orbit support, collaborating with various teams.

Ready to join Arcfield?

Take the next step in your career journey

Frequently Asked Questions

What does Arcfield pay for a FPGA Design Engineer IV?

Arcfield offers a competitive compensation package for the FPGA Design Engineer IV role. The salary range is USD 111k - 192k per year. Apply through Clera to learn more about the full compensation details.

What does a FPGA Design Engineer IV do at Arcfield?

As a FPGA Design Engineer IV at Arcfield, you will: the FPGA Design Engineer will develop, integrate, and support FPGA-based solutions for satellite payloads, radios, and avionics subsystems. Responsibilities include design, implementation, verification, and on-orbit support, collaborating with various teams..

Why join Arcfield as a FPGA Design Engineer IV?

Arcfield is a leading Engineering Services company. The FPGA Design Engineer IV role offers competitive compensation.

Is the FPGA Design Engineer IV position at Arcfield remote?

The FPGA Design Engineer IV position at Arcfield is based in Louisville, Colorado, United States. Contact the company through Clera for specific work arrangement details.

How do I apply for the FPGA Design Engineer IV position at Arcfield?

You can apply for the FPGA Design Engineer IV position at Arcfield directly through Clera. Click the "Apply Now" button above to start your application. Clera's AI-powered platform will help match your profile with this opportunity and guide you through the application process. You can also learn more about Arcfield on their website.